

Semiconductor Manufacturing Hub

Establishing the UK as the primary global CS research and manufacturing hub

Annual Report 2019

The Future Compound Semiconductor Manufacturing Hub EPSRC grant number EP/P006973/1



**EPSRC Future Manufacturing Research Hubs** compoundsemiconductorhub.org @FutureCSHub Front cover image: Device under light microscope, Future CS Hub laboratories.

# Contents

Welcome Message	4
Introduction	5
Structure	6
Research landscape	9
Impact	10
Translation	11
Comments from industry partners	12
Additional expertise	13
New expertise at the Hub	14
Work package updates	15
Feasibility studies in CS research	26
Key performance indicators	34
The year in numbers	35
Outreach	36
Research outputs	40
Research highlights	43
New award highlights	47
Contributors and staff	49

# Welcome message

The CS Hub (http://compoundsemiconductorhub.org/; @FutureCSHub) has had an exciting 2018, working towards our goal of *establishing the UK as the global centre for CS research and manufacturing*.

We have developed the CS Cluster (<a href="http://www.csfusion.org/">http://www.csfusion.org/</a>) with our partners, a venture which connects CS manufacturing from research to product, and from wafers to systems. The team has pushed forward science supporting 5G communications and imaging, including establishing basic RF GaN-Si HFET technology, developing new patented growth of µLED arrays and excellent progress on magnetic imaging systems.

We have delivered professional development training on Photonics and GaN Electronics Technology to industry. Investment has improved our facilities, and we have welcomed 13 new industrial partners during 2018.

Over the next year we will push forward the performance of compound semiconductor electronic and photonic structures grown on Si and develop additional links with industry partners. Research will include development of fast-fab (for rapid feedback on CS device performance) and GaN MMIC processes, optoelectronic devices for harsh environments and high performance IR detectors for use in applications such as surveillance.





Prof Peter Smowton
CS Hub Director,
Head of School,
School of Physics &
Astronomy,
Cardiff University

# Introduction

investments in manufacturing, develop research associated significant manufacturing EPSRC, together with industry, supported eight Future Manufacturing to Hubs. As one of these Hubs, the Future collaborating partners. The CS Hub makes Compound Semiconductor Manufacturing use of the world leading facilities and Hub (CS Hub) addresses the need to expertise at the Institute for Compound integrate compound semiconductor and Semiconductors (ICS, Cardiff University) Silicon manufacturing, applying manufacturing advances made in one type Compound Semiconductor Centre (CSC) of compound semiconductor across the which links to the UK manufacturing different families of semiconductors, combines and different compound semiconductors for research and develop new manufacturing optimum functionality.

increase in manufacture of compound UK CS Cluster. semiconductors. are Kev Technologies essential to next generation technologies at the heart of modern society.

### The CS Hub has 3 key outcomes:

- To radically boost the uptake and application of CS technology by applying the manufacturing approaches of Silicon to CS
- To exploit the highly advantageous electronic, magnetic, optical power handling properties of CS while utilising the cost and scaling advantage of Silicon technology where best suited
- To generate novel integrated functionality such as sensing, data processing and communication.

Made up of a core Hub at Cardiff University, the CS Hub has spokes at the University of Manchester, the University of Sheffield and University College London (making up the original academic CS Hub partners) as well as 24 original industrial backers.

As part of an effort to evolve critical mass The CS Hub forms an integral part of the and CS Cluster based in South Wales, the first with of it's kind in the world. The CSCluster challenges, forms a complete manufacturing chain have from Translational Research Level (TRL) 1 9 and currently the and feeds the higher TRL 4+ activity at the compound industry and the Compound Semiconductor these Catapult. The CS Hub is resourced to processes, leveraging existing capital investment and completing the Welsh Compound semiconductor materials, and Government strategy to generate a major

> Compound semiconductors are essential for the development of:

- energy efficient lighting
- smart devices
- electric vehicles
- imaging techniques.

Compound semiconductors are vital to development of technologies supporting:

- a connected world
- health
- security
- the environment.

#### The Hub will:

- position the UK at the centre of CS manufacturing research.
- support & promote CS research and systems research in all associated fields.
- apply the manufacturing disciplines and approaches used with Silicon semiconductors
- combine CS with Silicon to generate the required increase in CS manufacture.

# Structure

### Internal Structures & Regulation

### Summary Statement

Our Hub of CS research activity and operational headquarters is located at Cardiff University, led by CS Hub Director, Professor Peter Smowton. This central entity interacts highly with three spoke universities: University of Manchester, University of Sheffield and University College London, as well as a large number of industrial partners and collaborators.

The CS Hub structure includes a Management Board and Strategic Advisory Board as well as support structures for each of eight work packages and two grand challenges.

#### Management Board

The Management Board reports to the CS Hub Director and is comprised of a number of senior Hub members who are able to represent fully the research interests of the Hub. All members meet quarterly to discuss


and plan the research of the CS Hub. Strategic Advisory Board

The Strategic Advisory Board provide guidance to the CS Hub Management via a biannual meeting. The Board includes world leading research and industry experts in the field of compound semiconductors.

Strategic Advisory Board meetings provide an opportunity for Hub members to receive guidance and direction from impartial, highly experienced and knowledgeable individuals.

#### Work Package Governance

Originally the CS Hub was divided into eight research areas: 3 Platform Work Packages which spanned across 4 "Connected Nation" Grand Challenge Work Packages, and 2 "Sensors" Grand Challenge Work Packages. This year we have added an additional work package to the Connected Nation Grand Challenge. This new Work Package 9 will be described later.



The CS Hub Management Structure. The Director is advised by a Management and Strategic Advisory Board. Platform Work Packages 1-3 underpin 2 Grand Challenges made up of 6 further Work Packages.

### Management Board Members

Name	Organisation
Diana Huffaker	Cardiff University
Peter Smowton	Cardiff University
Paul Tasker	Cardiff University
Wyn Meredith	CSC
Huiyun Liu	University College London
Mo Missous	University of Manchester
Tao Wang	University of Sheffield


### Strategic Advisory Board Members

Name	Organisation
Richard Penty	Cambridge University
	Independent Technology
John Bagshaw	Consultant
Richard Bailey	EPSRC
Gerald Buller	Heriot-Watt University
Dominique	
Schreurs	KU Leuven
Andy Sellars	CSA Catapult
Mike Wale	TUI Eindhoven

### Work Package and Grand Challenge Leads

Name	Organisation	WP Lead
Paul Tasker	Cardiff University	TL GC1
Diana Huffaker	Cardiff University	TL GC2
David Wallis	Cardiff University	WP1 Lead
Philip Buckle	Cardiff University	WP2 Lead
Peter Smowton	Cardiff University	WP3 Lead
	University College	
Huiyun Liu	London	WP4 Lead
Khaled Elgaid	Cardiff University	WP5 Lead
Tao Wang	University of Sheffield	WP6 Lead
Mo Missous	University of Manchester	WP7 Lead
Marie Delmas	Cardiff University	WP8 Lead
Nicolas Abadia	Cardiff University	WP9 Lead

senior members of the Hub team across the four original academic partner institutions. The Strategic Advisory Board is made up of experts from academic and industry who are well equipped to advise the Hub on research direction, identifying commercially valuable research and advising on impact paths. Our work package and grand challenge leads direct and coordinate the research of Membership of the CS Hub management structures is shown in the tables. The Hub is governed by a Management Board made up of



Work Package structure of the CS Hub. Two grand challenges are split into 6 areas of work, spenned by 3 "platform" areas that tie together work in the underlying work packages.

Next generation technologies will only be achieved with a huge increase in compound semiconductor manufacture.


Compound semiconductor materials are a Key Enabling Technology at the heart of modern society.

### **Key Outcomes:**

To radically boost the uptake and application of CS technology by applying the manufacturing approaches of Silicon to CS

To exploit the highly advantageous electronic, magnetic, optical and power handling properties of CS while utilising the cost and scaling advantage of Silicon technology where best suited

To generate novel integrated functionality such as sensing, data processing and communication.



The diagram indicates the likely impact areas of technology developed via the CS Hub and emphasises the added value at each stage enabled by the CS technology.

# Research landscape

### **CS Cluster Developments**

The Future CS Hub remains an active and founding member of the CS Cluster in South Wales. CSconnected is now the formal gateway to the cluster which represents organisations directly associated with research, development, innovation and manufacturing of compound semiconductor technologies, as well organisations along the supply chains whose products and services are enabled by CCR City Deal compound semiconductors.


Other members of CSconnected include core partners, the Institute for Compound Semiconductors (ICS, Cardiff University), Semiconductor Centre the Compound Semiconductor (CSC), Applications Catapult and the Centre for Integrative Semiconductor Materials (CISM, Swansea University). These are joined by business partners IQE plc, SPTS, Microsemi (Microchip), and Newport Wafer Fab.

Together we complete the supply chain for brining new CS discoveries to market. The development of the CSconnected brings us closer to achieving our mission of CS research and manufacturing hub" **UKRI Strength in Places** 

Csconnected received early stage funding from the UKRI Strength in Places Fund for project designed to drive substantial economic growth. Submission of our full bid will take place in late 2019, with a successful outcome consolidating **CSconnected** and bringing significant economic benefit for the South Wales area through high value job creation regional growth.

Significant investment (£38.5m) from the Cardiff Capital Region (CCR) City Deal has enabled cluster members, IQE plc to develop new high-tech Newport. This has generated employment for 32 highly skilled technicians, with 10 further vacancies still to be filled.

CS Applications Catapult Innovation Centre The Catapult has received £50m in order to develop an impressive innovation centre housing a design studio, laboratories and test facilities, supported by simulation and modelling tools and advanced capabilities. The Centre aims to help companies accelerate the development of "establishing the UK as the primary global products using compound semiconductors. The Centre will bring around 90 jobs to the area and will be based near the new IOE high tech facility in Newport, South Wales.



# **Impact**

### How will the CS Hub Affect the Future of Manufacturing Research

#### Societal

Compound Semiconductor materials are a Key Enabling Technology underpinning the operation of the Internet and enabling emerging megatrends such as Phone usage, communications/GPS, Direct Broadcast TV, energy efficient lighting, efficient solar power generation, advanced healthcare ground and biotechnology. Simply put these technologies support our connected world and the future health of the planet.

#### **Knowledge Dissemination**

We are active in dissemination of knowledge via conferences such as UK Semiconductors and Photonics West, the latter providing an excellent mix of science and commercial activity. We will publish in open access peer reviewed journals such as those from both the Nature and IEEE stables.

Our aim throughout is to engage new partners and we will hold workshops, use feasibility funding, actively canvas and make use of our existing partners and contacts, relevant KTNs, the Welsh Optoelectronics Forum and other appropriate bodies to connect as widely as possible.

#### **Skills Base**

The cutting edge equipment operated as part of a manufacturing process offers an excellent training opportunity, inculcating a manufacturing mind set in a UK strategically relevant high technology field. We will embed technological excellence and the latest manufacturing approaches in UK industry. PDRAs and students will participate in high level meetings with the commercial organisations and will work alongside R&D staff from industry. There will also be a direct economic impact via the provision of skilled workers to relevant companies, a feature of our previous projects.

#### Outreach

The Hub funded outreach specialist will promote the reach and importance of compound semiconductors and the strategy and activity of the Hub in manufacturing. The specialist and the team will address audiences from school students to stakeholders to politicians. Resources are available from the Hub to train researchers and staff in media interactions and outreach using a range innovative formats such performance and theatre production skills.

#### **Economic**

Our vision is to ensure that the UK's research strength in compound semiconductors will be embedded in manufacturable approaches so the UK can commercially address the opportunities that compound semiconductors will provide. The global market for compound semiconductors is currently worth around \$33.7Bn, with a compound annual growth rate of 17.3%, and underpins 100s of billions dollar related industries from telecom to automotive. Expanding commercial activity in the compound semiconductor sector will provide an important boost for the UK economy and maintain UK advanced manufacturing competiveness. A good example of this is Cardiff headquartered IQE Plc, the global leader in supplying compound semiconductor materials (-£155M turnover, 2017 results).

Our aim is to strengthen the relationship between academia and industry and this will be achieved by 1) changing the mind set of researchers to start from solutions that allow rapid translation to production by providing access to production scale and research tools that are functionally similar along with highly skilled support for the tools and processes; 2) Co-location of research and industry staff to maximise cross fertilisation of ideas, techniques and approach in an environment that supports interaction.

The EPSRC Manufacturing Hub funded translation / business developer together with staff from the Compound Semiconductor Centre will support SMEs through product prototyping, IP generation, skills development and training. They will help bid for external grants, coordinate partner forums, form networks and prepare roadmaps.

# Translation

### Industry / User / Innovation Chain Engagement

In 2014 the Sheffield led EPSRC III-V centre CS potential for successful translation. roadmap identified a concern that the UK CS succeed commercially. The Hub directly studies, rapid translation.

interactions. Our Grand Challenges specifically designed to produce intermediate these. outputs that can be used to demonstrate the

community was missing an exploitation link to In order to promote this activity across the help provide a route to impact and wider UK community the Hub has £1m to invest exploitation. Many technological solutions work in new research projects. We have invested in a well in the research environment but fail to first round of 6x initial short-term <£40k with priority given to addresses this issue, by working to change the applications including new Hub partners. academic community mind set, to inspire Funded studies will have a high probability of researchers, via training and environmental translatable manufacturable research, and will changes, so they begin with solutions that allow be expected to cascade into subsequent larger studies with an emphasis on translating technology from research to industry. We The hub is encouraging the Co-location of recognise that SME engagement is a critical research and industry staff to maximise element in promoting rapid exploitation are opportunities and interact with a number of

CS Connected: User interface, represents cluster members including those below.

Future Compound Semiconductor Manufacturing Hub	Institute for Compound Semiconductors	Compound Semiconductor Centre	Compound Semiconductor Applications Catapult
CS Manufacturing Research	Facilities; Equipment; Services (skilled workers)	Develop and prototype CS materials	Help industry in developing novel CS materials/topology/devi ces
Enable high value & productivity in CS manufacturing	Research	Enable a wide range of applications	Develop systems for end-user <b>applications</b>
Building on ICS research	Product development to prototyping	Transfer R&D to product & process innovation to high value large scale manufacturing	
Training; Outreach	Industrial collaboration		

#### **Technology Readiness Levels**







Images show device development by a Hub PhD student, Cardiff University.

# Comments from industry partners

#### Dr Wyn Meredith, Director of The Compound Semiconductor Centre commented:

"The primary aim of our business is the commercialisation of novel compound semiconductor materials technologies. Our involvement in the Hub has dramatically extended our capability reach to include novel methods of device structure design, testing and evaluation. This has resulted in Hub the and the Centre securing collaborative research, development and innovation activities worth £12M since our relationship started in 2016. All of these activities are focussed on engaging an extended UK supply chain, many of whom have never been involved in CS technologies."

#### Drew Nelson, Founder and CEO of IQE Plc commented:

"Our long term vision of building a regional Cluster of excellence around advanced semiconductor technologies has been significantly enhanced by the participation of EPSRC and the research community via the CS Manufacturing Hub. Since 2016, commitment has been secured in excess of £600M capital and revenue investment in the Cluster, at a rate of 5:1 private to public. The Hub is at the centre of a co-ordinated ecosystem of manufacturing innovation which is influencing the security of ~1500 high value add semiconductor manufacturing jobs in the region, which we aim to grow to 4000-5000 by 2023. To achieve this we are delivering co-ordinated action between academia, industry, local, regional and national government at an unprecedented level."

### Sam Evans Director of External Affairs @Newport Wafer fab said:

"The CS Hub will provide a pipeline a new technologies and talent for the Compound Semiconductor cluster. This University technology alliance will focus the capabilities of Four leading UK Universities, Manchester, Sheffield, UCL and Cardiff. The CS Hub will utilise the resources of a major cleanroom investment at ICS Cardiff in combination with extensive knowledge and manufacturing expertise of the CS Connected companies (NWF, IQE, SPTS & Microchip). Working with the CS Hub, Newport Wafer fab will establish the next generation CS Technologies. This combined resource will bridge the TRL valley of death, developing CS manufacturing to deliver next gen CS technologies while providing a pipeline of future UK CS Technologists for the Cluster."

### Dr Andy G Sellars, CS Catapult commented:

"The EPSRC Future Compound Semiconductor Manufacturing Hub, hosted at Cardiff University, has made a strong impression since it was established in 2016. The Hub is working on an interesting number of projects that are aligned to the needs of industry in the near term, and other projects that have longer term goals - providing a degree of resilience to the Hub's activities. There is good evidence the Hub is capitalising on the combined expertise from Cardiff University, Manchester University, Sheffield University and University College London. In addition, the Hub has made excellent routes to commercialisation by working with industrial partners in the compound semiconductor cluster, such as Newport wafer Fab, and other research institutes, such as the Catapult. The Hub has shown demonstrative market pull working with large industrial companies from across the UK.

Some projects are particularly impressive, spanning the research spectrum from cutting edge ideas to market acceptance, and spanning the supply chain from semiconductor materials to sub-systems. Of particular note, the advanced quantum well hall effect sensor project spun-out of Manchester University shows great market potential."

# Additional expertise

### CS Hub expertise

The CS Hub investigators and associated groups have been carefully selected for impact, complementary technical capability and the individual skill sets that Michael Pepper FRS, FREng (UCL) (h-index can combine to create new solutions to in manufacturing.

Expertise in epitaxial growth, including growth on non-native substrates provided by Huffaker, Li, Liu, Missous, Wallis, Wang and Wu. Buckle, Elgaid and Missous bring experience of wafer scale-up Industry and Higher Education. and manufacturing uniformity over these larger wafer sizes. Abadia, Beggs, Quaglia, Alwyn Seeds FREng, Smowton and Tasker bring world leading Professor of Optoelectronics. He pioneered expertise in design, integration and the research area of microwave photonics characterisation.

In addition to the Hub's Work Package He is an inventor on 16 patents and is co-Leads, we work with a number of world- founder of Zinwave Ltd, which is now the leading academics to develop the highest third largest supplier of wireless over fibre impact research possible under the remit systems in the world and was acquired by of the Hub.

Engineering and is a Director of ICS. She (Manchester), Compound Semiconductors on mismatched fabrication, and characterisation substrates including Silicon. Her current growth of CS on Si. research interests include the directed and

self-assembled nanostructure solid state epitaxy and optoelectronic devices their track record in innovation and including infrared detector arrays, solar cells and III-V/ Si photonics.

55, 8 patents) is Pender Professor of the identified major scientific challenges Nanoelectronics and has received the Royal Society's Bakerian Prize Lectureship, Hughes and Royal Medals. He is co-founder and Scientific Director of THz technology spin-off company TeraView. He is a former member of General Board and Council of Cambridge University and Council for

> FIEEE (UCL) is and was awarded the Gabor Medal and Prize of the Institute of Physics in 2012. McWane Technologies Inc. in 2014.

Diana Huffaker (Cardiff University) (h- These staff are supported by academics index 47) is the Welsh Government Ser Rick Smith & EPSRC Manufacturing Fellow Cymru Chair in Advanced Materials and Jon Willmott (Sheffield), Max Migliorato Sudha has made major contributions in compound (Cardiff) and Senior Research Fellows semiconductor material and devices and, Siming Chen (UCL), Marie Delmas and Sang of particular relevance, in the growth of Soon Oh (Cardiff) covering design, nitride

ellipsometer was purchased using the CS Hub underpinning equipment award from EPSRC. nstitute for Compound Semiconductors (ICS) clean room, Cardiff University. The



# New expertise at the Hub

### Evolving the expertise available at the Future CS Hub

The CS Hub has worked flexibly to ensure Sara-Jayne Gillgrass and a new technician, environment. We have welcomed several Communications and Engagements role. new people to the team, bringing with them a variety of expertise essential to New CS Hub associated PhD students in excellence. We have welcomed new Hentschel and Ben Maglio. expertise to the CS Hub during year 2. In Fwoziah will be developing a to ensure we deliver the best value at the generic structure to accommodate an additional communication system. work package. This work package develops Curtis will be working on the design and work previously included under the characterization platform work package 3 (Fast-Fab), in a VCSELs. new work package 9. This work is now lead Ben joins the team via an Airbus sponsored Nicolas Abadia.

In addition to Nicolas Abadia, the CS Hub optimization has recruited several new members to our fabrication and characterization. team over the past year.

Prof Khaled Elgaid has taken over leadership of Work Package 5 (Advanced RF Devices and MMICs) from Prof Paul Tasker. Paul remains Grand Challenge 1, The Connected Nation, lead. The arrival of Khaled has enabled the consolidation of technology development for RF devices and MMICs under one leadership, and we have seen excellent progress on this in particular this year.

Dr Qiang Li has also joined the Hub team at Cardiff University as a lecturer with a focus on lattice-mismatched hetero-epitaxy of III-V compound semiconductors on silicon for electronic and photonic applications. His expertise is in metal-organic chemical vapour deposition (MOCVD), selective-area hetero-epitaxy and heterogeneous device integration. Dr. Qiang Li will manage MOCVD operation and conduct the III-V on Si work for Work Package 1 and Work Package 4.

The Cardiff lab team have also been joined by a new post-doctoral research associate,


that our research remains highly relevant in Josie Nabialek. Alice Hopkinson also joins the constantly evolving CS manufacturing the team at Cardiff University in a

keep the Hub at the very peak of research Cardiff include Fwoziah Albeladi, Curtis

order to develop our research programme linewidth semiconductor laser by using monolithically highest level, we have revised our core technology for use in a high optical

> of narrow

by the new Cardiff University lecturer, Dr studentship, working on computational modelling simulation of III-V and semiconductor design devices for manufacture. prior





New CS Hub Members from top: Dr Qiang Li brings MOCVD expertise; Prof Khaled Elgaid brings a wealth of experience in advanced RF devices and MMICs

# Use of flexible funding: new WP9

### Generic photonic foundry

primary structure of the Hub, unaltered. However, to accelerate progress the recommendation of our Strategic Lecturer, Dr Abadía. Advisory Board, we have revised our core structure to accommodate an additional Work Package and recruited new expertise to the CS Hub during year 3.

This Work Package develops technology comprised of underpinning Work Packages previously included under the Platform supporting Grand Challenges remains Work Package 3 (Fast-Fab), in a new Work Package 9 (WP9) entitled 'Generic Photonic in topics of strategic importance, and at Integration' led by new Cardiff University

### Work Package 9: Generic Photonic Integration




Work Package 9 will be comprised of generic photonic integration work on proof-of-concept of optoelectronic devices and systems. The initial driver for this technology is the provision of GaAs-based integrated optoelectronic devices and systems for interconnects used aerospace and nuclear and ultimately in sectors telecommunication networks.

This project is led by Dr Nicolás Abadía from Cardiff University (abadian@cardiff.ac.uk) and it is done in collaboration with:

Academic partners: Cardiff University - Prof David Wallis, Prof Paul Tasker, Dr Sudha Mokkapati, Dr Roberto Quaglia; University College London - Prof Huiyun Liu; the University of Sheffield - Prof Tao Wang; the University of Manchester - Prof Mo Missous.

Industrial partners: IQE, Newport Wafer Fab, Compound Semiconductor Centre, Airbus and National Physical Laboratory.



Hub structure showing the location of the new WP9: Generic **Photonic** Integration, which is lead by Dr. Abadía Cardiff University.

















## generation

allows the production of photonic integrated similar way, PICs will revolutionize several circuits (PIC). PICs are similar to the electronic fields integrated circuits used in computers and telecommunication networks like the Internet other electronic devices. The main difference or the mobile network. between the photonic integrated circuit and PICs can drastically increase the capacity and with electricity.

The invention of the integrated electronic development of the next generation mobile circuit in United States in 1958 revolutionized network (known as 5G) which will allow the electronics and our daily lives. The field implementation of new services like the selfprogressed very quickly from very basic old driving car, telesurgery or portable virtual computers used in big

Generic Photonic Integration: The next research facilities to a wide range of systems used in our daily life: mobile phones, tablets, Generic Photonic Integration is a platform that laptops, WiFi and the Internet, etc. In a including next

the electronic integrated circuit is that the reduce the cost and power consumption of former works with light and the latter works networks. This will allow the streaming of 4K content to your computer and smart TV or the reality.



Example PIC of being tested Example of PIC WP9 Progress so Far:

We have started this work package by designing devices and systems to be used in and the aerospace, nuclear telecommunication sectors. We are building a state-of-the-art infrastructure at Cardiff University to test the devices and systems we fabricate to meet industrial quality standards.

We are working with several industrial

Example of fabrication equipment at Cardiff University partners in Wales and the rest of the UK to identify other

needs in our economy to improve its competitiveness. Among others, we are collaborating with IQE, Newport Wafer Fab, Compound Semiconductor Centre, Airbus and National Physical Laboratory; and other universities including University College London, the Manchester University, and the University of Sheffield.







Several examples of testing equipment at Cardiff University

### WP9 consists of different stages:

- Design phase: we design devices and systems that will drive next generation networks.
- Fabrication phase: fabrication of the devices and systems in a reliable and cost-effective way.

Testing: we test the fabricated designs to assure they meet industrial quality standards.

Meet the team:







**Benjamin Maglio** 

# Platform work package 1

### Materials Growth (Epitaxy)

#### Summary

The main scientific challenges for epitaxial growth involve the formation of high quality compound semiconductors on silicon, including the development of semipolar GaN on Si, and the growth of mismatched InAs / GaSb on GaAs.

Lead: David Wallis WallisD1@Cardiff.ac.uk

Missous (Manchester), Huiyun Liu (UCL), call for this work package is extremely Qiang Li (Cardiff) and Marie Delmas important as a platform for sharing best (Cardiff). Project partners are the Future practice and knowledge. CS Hub sponsored feasibility studies: "Three dimensional mapping of active Progress and achievements compound semiconductor structures" and "Feasibility of compound semiconductor D1/D5 non-volatile RAM manufacturing on Si materials substrates".

WP1 encompasses all the epitaxy activities GaN. Modulation doping and delta doping that are relevant to the CS Hub. These have been investigated. Further studies include non and semipolar GaN growth for have optoelectronics, III-As for integration, metamorphic structures on concentration and increasing the thickness GaAs for magnetic sensors and arsenides of the doping layer. and phosphides for optical devices.

expertise among work package participants new package, and excellent communication allow increased functionality. across the other work packages is allowing Our MOCVD system is now producing good quality.

We have developed a set of materials KOH etching is ongoing. ensure the relevance of these targets. towards delivering the device structures. Benchmarking targets have been developed which are dictated by the

performance required to deliver the goals of the Grand Challenges. In many cases these are internationally leading.

Major challenges with WP1 have consisted of the reliability of our growth reactors. We are using alternatives and outsourcing as needed to remain on target. For example, we are working with University of California Los Angeles (UCLA) to deliver Contributing academics for work package 1 MBE, and purchasing phosphide templates (WP1) include Tao Wang (Sheffield), Mo from Cea-Letti. Our fortnightly conference

#### GaN based optoelectronic

Work has focused on the optimisation of HEMT structures on non- and semi-polar looked at increasing carrier photonic concentration by increasing doping

### D2/D3 III-As based photonic integration technology

A large amount of our work is performed Growth of several high density Q-dot on the growth of III-Vs on Si. Sharing of samples was completed. We have had a high temperature is a vital part of this platform work manipulator fitted to our MBE reactor to

the rapid development of solutions to morphology, uniformity and yield of Qgrowth issues, and improved material wires. We are working with Bath University to develop patterning of Si substartes for growth of structures. The development of

targets across all materials platforms and a Sb materials continue to be sourced from thorough benchmarking procedure to UCLA and good progress has been made

# Platform work package 2

#### **Fabrication**

### Summary

Here the emphasis is on developing wafers, where possible, compatible across different materials and devices.

Lead: Phil Buckle BucklePD@Cardiff.ac.uk

Compound Semiconductors (ICS), Cardiff Transfer to GaN samples/wafers University

WP2 has been redefined (due to changes in implementation. We have successfully with 6" capability and probed and characterised small area test collaboration with Swansea University. samples. Fabrication of 6" wafers is underway. We aim to deliver fully Progress and achievements designs for passive components on GaN at large wafer scale Significant progress has been made on (6") by the end of 2019.

much photolithography step. This should enable processes have been used. higher guality and more uniform capacitance structures to be available A full wide area metal deposition uniformity is been completed and is statistical gathering and analysis software against intended device design. (JMP - 'JuMP'),

First process ran after consistency. characterisation of Ni:Cr sputter target complete.

will engage with RF design companies to deliver passives for WP2. steer performance data, and international

benchmarking. Success will be measured by large area wafer yields and circuit fabrication processes on up to 200mm yields, preceded by device yields for devices within individual workpackages.

Areas of focus over the next period include full characterization of 6" GaAs wafer passives (cross testing with Manchester); Contributing academics for work package 2 Opening discussion with external design (WP2) include Mo Missous (Manchester). houses for acceptable statistical data Project partners are the Institute for requirement (for desirable MMIC design); transfer/integration with GaN **FET** programme (WP5).

other work packages and consolidation of Our major challenge is a lack of 8" technologies under WP5) to now include capability, and no suitable in house only the development of passives for MMIC dielectric, however we are progressing

passive development. The maskset has been tested and process flow established Passive fabrication translated from on small area (2 cm x 2 cm) GaAs tiles. Manchester has been re-designed to allow New resist processes have been run up dielectric etch back rather than a using single layer resists suitable for lift off conventional III-V lift off process. This to enable efficient (and cheaper) future becomes a more industrially compatible fabrication, without the need for bi-layer, process with potentially higher yield and or post deposition treatment (e.g. higher deposition electrochemical plating to increase metal temperatures to be used for the dielectric, thickness, or ultrasonic treatment to without any added complexity to the achieve lift off). Where possible reductive

process run using whilst reducing process steps. Currently commissioned fully 6" capable toolset has being assessed utilising the adopted autoprobing to test (benchmark) structures successful, these will be sent for 'round New 6" wafer maskset is now procured, robin' measurement to cross reference replicating the Manchester passive library both processing and characterisation

New funding was brought in via the WEFO supported ACNM project. Once we have an initial testbed on 6", we contribute the the manpower required to

# Platform work package 3

### Fast fab and characterisation

#### Summary

The main scientific challenges include the scaling up of characterisation approaches including developing on-wafer testing and the development of fast fab approaches to minimise growth, fabrication, the characterisation development cycle time.

Lead: P Smowton SmowtonPM@Cardiff.ac.uk

Contributing academics for work package 3 (WP3) include Nicolas Abadia (Cardiff), Phil Buckle (Cardiff), Khaled Elgaid (Cardiff), Huiyun Liu (UCL), Mo Missous (Manchester), Mokkapati (Cardiff), Quaglia (Cardiff) and We have evaluated our current Sharetree Rick Smith (Sheffield). Project partners are IQE, Huawei, NPL, CSC, CST, ICS ltd.

Overarching themes for WP3 reliability studies. Latest results indicate on VCSELs. mechanisms involved in the degradation of quantum dot lasers on Silicon and the WP3 has expanded to include some pilot to provide meaningful information.

International benchmarking is tied to the feasibility of this work in WP3. performance of devices that these performance resulting from fabrication characterisation iterations.

Our major challenge is to operate at the scale and volume required to establish statistically relevant results. To address this we are scaling up measurement

capability, devising experiments determine mechanisms more directly to reduce reliance on large numbers.

### **Progress and achievements**

We are working on upgrading reliability facilities for ramp up of testing. For example, the heater system maintaining device temperature outside the oven during intermittent testing has been upgraded. The light measurement part is under construction for completion soon.

system, and delivered a report on the changes required to upgrade the system to allow measurements on detectors. We are hope to implement the changes to enable approaches to provide rapid feedback to detector measurements in the near future. epitaxial growth and fabrication as well as We are working towards delivering a paper

means to mitigate them. These are being activity required for a new proposal. Due incorporated within our device design. Our to additional resources being required, the approaches should be sufficiently fast to Management Board decided to stop work be incorporated within a normal growth or on InAs dots on InP on Si for long fabrication cycle and sufficiently detailed wavelength in WP4. We hope to continue this work in a new project/proposal. We are working on preliminary data to show

approaches support. Such as the reliability Fast fab of lasers and amplifiers has been of lasers grown on Silicon (carried out developed for the InP based materials and under WP4) and the improvement in results are being obtained for conference growth submissions and a publication on this topic to support the future proposal.

### Manufacturing technology for optical data communications on silicon

#### Summary

based InAs/GaAs quantum Si technology to create high performance from this project is international leading. lasers and semiconductor optical amplifiers for (SOAs) applications.

Lead: Huiyun Liu Huiyun.liu@ucl.ac.uk

Contributing academics for work package 4 (WP4) include Siming Chen (UCL), Qiang Li (Cardiff), Alwyn Seeds (UCL), Sam Shutts Progress and achievements (Cardiff), Peter Smowton (Cardiff). Project partners are Oclaro, Huawei, Cea-Leti, Teraview, Rockley Photonics, III-V Lab.

threshold optically pumped QD micro-disk undergoing. monolithically grown on silicon. The physics University developed the defect filter layers, while p- Si substrates. Furthermore, first be further explored in this project.

Our target specification has required the dots on on-axis silicon (100) substrates is development of laser diodes with operation on-going. up to 125 °C, which has been achieved. We are also aiming for a high-gain active region

with gain > 50 cm-1. Our international Very recently, high-performance silicon- benchmarking exercise shows that high-gain dot QD materials were developed with (QD) lasers have been demonstrated with maximum gain around 50 cm-1 on GaAs-CW operation at high temperature (>75 °C) based devices by QDLaser and on Si-based and long lifetimes (>100,000 hours). Here devices by UCSB. The defect density < 1 we will develop our world leading III-V-on- x106 cm2 in III-V buffer grown on silicon

> datacommunications Our major challenge is to increase the gain of the QD active region. P-type modulation doping and high QD density are under investigation. We are investigating the growth of high density QD (>5.5×1010 cm-2) with high uniformity (linewidth < 25 meV). Initial results are promising (under going).

Initial results from high-density InAs/GaAs QD lasers on GaAs are completed and further fabrication and detailed have demonstrated the ultra-low characterisation on these samples are

laser and first OD photonic crystal laser Recent collaboration with Hong Kong of China behind high-performance QD laser grown on demonstration of ultra-low threshold QD silicon has been explained. We have microdisk lasers directly grown on on-axis doped QDs are under investigation and will photonic crystal laser directly grown on onaxis Si substrate has been demonstrated.

The development of InAs/GaAs quantum

### Advanced Radio Frequency Devices & MMICs

#### Summary

Building-on on-going success, in demonstrating a UK III-V-on-Si GaN based technology/design integration/interaction HFET technology baseline, this work dependent. We will aim for 3 - 4W/mm package aims to ultimately establish a full output power, gate length ~ 250nm, Ft ~ HFET device and MMIC technology platform microwave system wave applications. We will use high-frequency device performance at staged points to the field. allow feedback for optimisation of the epitaxial growth and device technology and Progress and achievements encourage industrial engagement.

Lead: Khaled Elgaid ElgaidK@Cardiff.ac.uk

and Paul Tasker (Cardiff). Project partners are IQE, SPTS, Newport Wafer Fab, CS and Huawei. These contacts are involved in Characterization and Modelling: design and or fabriacation.

Our aim is development of the RF GaN-Si the EPSRC ET project. HFET device and MMIC process, supported full characterization and design MMIC Design: Quasi-MMIC GaN-Si/GaAs RF PDK documentation, and demonstration by MMIC Quasi-MMIC solutions and GaN-Si MMIC solutions.

In terms of a target specification, this will dependent on final performance 45GHz, power ~ 3 W/mm at 28V, efficiency for high/medium is 65% at 28V, high-gain active region with gain > 50 cm-1. This target is generally achieved by other leading researchers in

Basic GaN electronic devices technology development has been a major focus. Complete HEMTs GaN have Contributing academics for work package 5 fabricated; this technology was originally (WP5) include Roberto Quaglia (Cardiff) developed as part of an on-going EPSRC ET project.

Catapult, MBDA, IconicRF, Leonardo, Arralis PDK Development: RF Device and MMIC structures are realised. Work was carried out at the JWNC Glasgow and supported by

activities: CAD models for MMIC design and Device and GaN-Si MMIC Solutions: Quasiactivity using a GaN-SiC/GaAS some reference designs. This will require technologies from Quovo is ongoing. technology development for RF Device and Assembled circuits are undergoing full RF MMICs; PDK Development for RF Device and characterisation. This activity will increase MMIC Characterization and Modelling; MMIC when we have WP5 devices fabricated and GaN-Si/GaAs characterised.

### Monolithic Integration of RGB LEDs & Integrated RF Electronics for LiFi

#### Summary

Building on the work in the platform our approach is to use nitrides where they can be efficient and fast enough by using semi-polar or non-polar for green and yellow combined with other CS for longer wavelengths. We will use multiple selective area growth steps to integrate CS/Si structures with several different epitaxy designs on the same substrate.

Lead: Tao Wang t.wang@Sheffield.ac.uk

Contributing academics for work package 6 nitrides with GaAsP (AlGaAsP) (WP6) include Huiyun Liu (UCL), Alwyn Seeds (Cardiff), Paul Tasker (Cardiff). Project chemical etching and projects.

low cost and up-scalable silicon substrates for required. simultaneous general illumination and Li-Fi is the best way forward, where the LEDs Progress and achievements transmitters can be controlled by GaN based HFETs uniquely.

microLED and of integrated III-nitride LED-HEMT-(Photodiode) GaN with excellent uniformity ultra-fast visible light does not exist.

University of Science demonstrated a maximum data rate~16.7 be further investigated. Mbits/s by integrating III-nitride blue LEDs and HFETs on c-plane sapphire.

Our major challenges are: (1) Conventional process for microLED fabrication leads to huge damage; (2) C-plane GaN limits applications due to limited bandwidth; (3) Longer wavelength LEDs such as red are missing for III-nitrides base. To address these, WP 6 has developed a new approach to epitaxially achieving micro-LED (overgrowth on patterned substrates) in order to eliminate all the issues resulting from the conventional approach of microLED fabrication; developed a reliable approach to semi-polar GaN overgrowth on patterned silicon; will combine MOVPE and MBE to integrate III-

(UCL), Rick Smith (Sheffield), Peter Smowton We have learned that combined anisotropic photolithograph partners are Cambridge GaN Device, Plessey, techniques for the fabrication of patterned IQE, SPTS, Newport Wafer Fab, CS Catapult, silicon substrates is required. Selective MBDA, IconicRF, Leonardo, Arralis and deposition of SiO2 and wet-etching depth are Huawei, and two CS Hub sponsored feasibility two major parameters for eliminating Gamelt back etching issues; The parameters of mask stripes, such as width, etching depth, Li-Fi exhibits striking advantages compared surface treatment, are crucial. Fabrication of with current Wi-Fi technology in terms of integration of LEDs and HEMTs needs to be bandwidth, data transmission speed. The properly designed in order to avoid any short major component of Li-Fi is visible LEDs circuits or open circuits. Quality control in which need to have ultra-fast response time each growth step for the new approach to and need to be controlled by high frequency microLED growth is important. Selective electronic component. Integration of III- growth of GaAsP (AlGaAsP) by MBE is nitrides (blue, green) and other III-Vs (red) on required, and a proper mask design is

Progress is on-going as planned; modified objectives include integrated We aim to develop monolithic on-chip LEDs/HEMTs. Integrated micro-LEDs/HEMTs is HEMTs; expected to be the best option for achieving (1)advanced overgrowth of microLEDs; (2) ultra-fast Li-Fi applications compared with an initially c-plane GaN based HEMT, and then integrated planar emitters/HEMTs. We are semi-/non-polar HEMTs. Our target of an the only group to achieve semi-polar (11-22) wireless reproducibility overgrown on patterned (113) communications on >1 GHz scale, currently silicon. It has been identified that the delta doping approach which is very successful in Others have recently demonstrated a previous growth of AlGaAs/GaAs HEMTs may maximum raw data rate~86.4 Mbits/s @256 not be useful for the growth of non-MHz) (PureLiFi). While the Hong Kong polar/semi-polar GaN HEMTs. The formation and Technology mechanism of semi-polar Gan HEMTs needs to

### Magnetic Arrays

### Summary

mobility 2DEG with the epitaxial layer QWHE imaging technique introduces new structures for all of the analogue and some image modalities. of the digital electronics.

Lead: M Missous missousm@Manchester.ac.uk

Contributing academics for work package 7 • Compressive strain(QW) less than 1.5% (WP7) include Max Migliorato (Manchester). • BAE Project partners are Renishaw, TWI, Microchip, OGTC, Metropolitan Police, Home Office.

Our overarching theme for WP7 is magnetic • Rs-245 Ohm/square (Leading) imaging. Magnetic imaging using QWHE is a superior alternative to metal detection Progress and achievements using coils and this is being applied in a range of industrial projects (including Our progress is on track, all basic discrete concealed weapon and threat detections).

the distance of sensor to sample (< 20 µm optimising stress relief buffers. for micron size domain imaging); increasing We have completed a first run of Gen 1 sensitivity and lowering noise; Real time QWHE array fabrication and improved yield imaging (< 1 min for very high resolution on <5 μm arrays in a second fabrication run. 10x10 cm plates). In order to address these Our first QWHE arrays are packaged and tested. we are working on novel packaging and new We have established important new links field concentrators techniques; higher via funded projects with Metropolitan sensitivity materials (InGaAs-InAlAs on Police GaAs) and multi channel ADC data Miniaturised MAgnetic Camera (MiniMAC) acquision.

To the best of our knowledge we are the imaging) exploiting and further developing magnetic imaging. We are now in extensive Corrosion Under Insulation in oil pipes electromagnetic non destructive testing imaging. (NDT) benchmarking against established Magnetic Particle Inspection (MPI), Eddy Currents (EC) and Alternating Current Field techniques measurements (ACFM)

(sponsored by BAE Systems and with The approach is to integrate high electron participation from RR and EddyFi. The

> Our benchmarking targets include: 2DEG Targets:

- $\mu > 6500 \text{cm} 2/\text{Vs}$ , Ns >2.5e12/cm2 and Rs< 260hm/square,
- Achieved
- Systems, Surface roughness ~ 0.4nm (on Target)
- TataSteel, DCXRD characterisation
  - Mobility= 6800 cm2/Vs (Leading)
  - Ns=3.2e12 /cm2 (Leading)

elements are fabricated and metamorphic growth of InGaAs-InAlAs on GaAs has begun. Our major challenges include minimising Further work will be completed on

(Threat detection and the Oil and Gas Technology Centre (OGTC) (Corrosion Under group using QWHE sensors for imaging sensors for stop and search and

### Infra Red Arrays

#### Summary

The IR sensing epitaxial structures will consist of LWIR-SLS detectors grown on GaAs. WP challenges will be achieving high material quality with high uniformity, and the growth challenges associated with this. Growth conditions will be optimized, and We performance detectors be designed before model characterisation.

Lead: Marie Delmas

(WP8) Dr Baolai Liang (University of targets are the typical performances of California, Los Angeles), Dominic Kwan LWIR T2SL on GaSb substrate. For (Cardiff).


InAs/GaSb material system for long wavelength spectral range (LWIR); Demonstration of IR Progress and achievements array on GaAs substrate to have an impact on the overall manufacturing cost;

In order to address these challenges we model, we have delivered k.p. modelling. buffer layer on GaAs substrate. We are 12 ML InAs/4 ML GaSb.

developing dry plasma etching via ICP using Cl2/Ar or BCl3/Ar and studying dielectric passivation. Simulation tools have been/are being developed to elucidate material properties and optimise device design.

would like to develop will performance to target specifications of: Dark current level: J(-50mV) ~ 1-5 x 10-3 Am/cm2 for  $\lambda$ cut=off = 10.5  $\mu$ m at 77K for p-i-n device grown on GaAs substrate (expected to be lower for barrier device); Contributing academics for work package 8 Quantum efficiency: n ~ 20-30%. These demonstration in single-pixel configuration on GaAs substrate, our target is state-of-Our overarching theme is high performance the-art. For Focal Plane Array (hybrid infrared (IR) detectors to target specific detector array) demonstration, our target applications such as spatial (i.e. earth is internationally leading. To the best of observation, space object surveillance etc); our knowledge LWIR T2SL FPA never been superlattice (T2SL) reported in the literature.

We have delivered T2SL on GaSb by MBE and GaSb buffer layer on GaAs substrate Major challenges for this work include, for (via IMF technique, using UCLA expertise). T2SL growth by MBE: no atom in common We are developing T2SL on GaAs substrate between InAs and GaSb, lattice mismatch for single pixel detectors. XRD, AFM and PL between GaSb and InAs (0.6%), GaSb and measurements have been performed. RMS GaAs (7.8%). For the fabrication IR array we values are 5-10 times higher and PL need to ensure a high fill factor, reduce/ intensity >x10 lower that for samples grown suppress leakage current, process suitable on GaSb substrate. We are working on for integration up to camera level. For high fabrication of fabrication of T2SL single performances we need to ensure a low pixel detectors using MWIR wafers from dark-current and high quantum efficiency. Sheffield University. For the qualified have optimised the shutter sequence during LWIR T2SL on IMF on GaAs substrate growth to obtain lattice matched T2SL on samples have been grown: 2 calibration GaSb substrate, this is being extended to samples and 2 pin device structures. The GaAs substrate by studying growth of GaSb T2SL periods are 14 ML InAs/7 ML GaSb and





# Feasibility studies in CS research

### Rounds 1, 2 and 3

During year 2, we released our first call for applications to our Feasibility Study fund. This fund, totalling £1M (full economic cost) is reserved for new studies which push the boundaries of CS research. The aim of funding these Feasibility Studies is to broaden the reach of the Future CS Hub by encouraging new academic and industry partnerships, whilst supporting new cutting edge research with complementarity and alignment with the Future CS Hub objectives.

We originally envisaged supporting up to 10 projects of average length of 7.5 months, however, we have used the flexibility available to us to set out a more extensive strategy for engaging with new partners and delivering key performance indicators via Feasibility Study funding.

### Funding plan

Our first funding round, the studies funded during which have now concluded, called for applications of up to £40k (80% full economic cost) over 6 months. This is being followed with an opportunity for successful round 1 studies to apply for up to £96k (80% full economic cost), with this funding intended to lead to and facilitate a large scale EPSRC or Innovate UK grant application with strategic alignment to the Future CS Hub.

In addition, a third funding round is planned which will be coordinated with funding calls from other Future Hubs. This final call will invite new applications from areas that overlap between the Future Hub's involved, strengthening the links between Hubs and promoting interaction as well as delivering value for money.

#### Evaluation of applications for funding

The Future CS Hub Management Board hold responsibility for awarding funding for Feasibility Studies. The Management Board have taken the advice of the Strategic Advisory Board in assigning funding to applicants, and will continue to prioritise this advice in future evaluations.

Applications for the first round of funding were prioritised for funding according to the delivery of new academic and industrial collaborators, and were then scored on:

- 1. Scientific Quality and Clarity
- 2. Potential Impact/Opportunity
- 3. Hub Alignment

These criteria were used to enable new academic collaborators to request funding for new and innovative research projects which were aligned to the Future CS Hub strategy.

#### **Funded applications**

Six studies were awarded round 1 feasibility study funding, and they began their journey with the Hub on 1st August 2018 and were 6 months in duration.

We have subsequently released a funding call to enable the most promising of these studies to continue their work with us. These continuation studies will build on the successful feasibility studies and deliver additional key performance indicators for the Future CS Hub.

### Introducing the 6 new Future CS Hub-funded feasibility studies

The CS Hub is investing £229,992 in 6x 6-month high-risk, novel studies. The research is aligned with CS Hub mission and vision, and will contribute to the achievement of our Key Performance Indicators.

5	New academic partners	48
3	New industrial partners	
5	Consolidated links with existing industrial partners	,
£74,700	Industrial contribution	
£57,498	Matched funding contribution	Po-
£132,198	Total added value	•

The investment and added value from the Future CS Hub sponsorship of six new Feasibility Studies in CS research.

PI	Institution	Title	Hub Mentor
Oleg Kolosov	Lancaster University	Three-dimensional mapping of active compound semiconductor structures.	Tao Wang
Robert Taylor	University of Oxford	Angled-Cage Etching of Semiconductors (ACES)	Peter Smowton
Petar Igic	Swansea University	Solo - GaN 600V - 1.2kV Power Trench MOSFET	Phil Buckle
Manus Hayne	Lancaster University	Feasibility of Compound Semiconductor Non-volatile RAM Manufacture on Si Substrates	Dave Wallis
Karol Kalna	Swansea University	Spin Injection Into Dilute Magnetic Gallium Nitride Transistors	Khaled Elgaid
Martin Kuball	University of Bristol	Novel characterization techniques for GaN RF electronic epitaxy	Paul Tasker

Details of the successful Future CS Hub Feasibility Studies funded during the round 1 funding call

# Three-dimensional mapping of active compound semiconductor structures

Lead applicant: Prof Oleg Kolosov, Lancaster University Partners: Bruker UK Ltd, Lancaster Materials Analysis Ltd.

Hub Mentor: Tao Wang

Summary

Compound semiconductors (CS) cornerstones of modern technology - powering high efficiency GaN street lights and advancing GaAs-based devices for telecommunication. Their progress critically depends on the detailed knowledge of local physical properties of complex three-dimensional (3D) structures involved - nanometre dimension quantum wells, quantum dots and nanowires (NWs). This project created an innovative combination of 3D nano-cross-sectioning and material sensitive scanning probe microscopy to reveal nanoscale electrical, mechanical, and piezoelectric properties of buried CS nanostructures not accessible before. It resulted in world first reports of nanoscale 3D maps of surface potential in multiple quantum wells and observed polarity variation within the individual NW. These unique capabilities boost the development of CS materials by offering direct insight into the fundamental phenomena leading to the improved device performance, and providing key information to advance manufacturing processes.

### Outcomes/major findings

Project partners with UCL group for the first time directly observed how the antiphase domains originating at the Si/III-V material interface propagate through the device 3D structure, disrupting quantum wells order and electrically "shorting" the device. The methodology will guide CS engineers in finding solutions to eliminate this adverse phenomenon

affecting novel optoelectronic components.

While the performance of III-nitride materials critically depends on their polarity, until now, the polarity could be assessed by the crude method of etching away the entire structure. For Sheffield GaN NWs, it was demonstrated that it is possible to not only non-destructively detect the polarity of the as-grown NWs, but also to observe the nanoscale domains of the opposite polarity within the individual NW. By probing key early stage of the III-nitride growth, it allows to guide manufacturing for best device performance.

#### Relevance to manufacturing

The project addresses the main thrust of the CS hub of successful combination of III-V devices with Si technology by providing solutions applicable to main CS manufacturing processes and structures. The novel methodology will provide a highly efficient platform to guide IIInitride on Si growth as currently all the planar III-nitride devices are of Ga-polarity, while nitrogen polarity demonstrates advantages for both electronics and photonics. For III-V on various substrates, it will help to direct processes of defect free optoelectronics devices on the low cost Si substrates, and to the performance optoelectronics structures. The comprehensive information provided by the novel methodology will boost the development of efficient III-V semiconductor lasers, solar cells and lighting sources while using low cost Si manufacturing technology.

Left image - 3D rendering of vertical cavity surface emitting laser (VCSEL) (Cardiff), colour - UFM nanomechanics.

Right - surface potential map of the active VCSEL area showing different doping and multiple quantum well.

ace potential of GaA n well structure n by APD domains. without APD domair electronic propertie ronic device. Nano-cross-section of the GaN NW showing the growth polarity via piezolectric properties map (colour)

### Angled-Cage Etching of Semiconductors (ACES)


Lead applicant: Prof Robert Taylor, Oxford University


Partners: Seren Photonics, Cardiff University


Hub Mentor: Peter Smowton

Summary

of material for lasers in Blue-Ray drives, light beams that guided offer high speed and high power. GaN is hard, nanoscale lasers and sensors. inert and biocompatible. It can be alloyed Outcomes/major findings with indium and aluminium to tune emission from 200 to 2000 nm. unprecedented range for any semiconductor. making it a platform for future device manufacturing. • Suspended waveguides and In addition, the material stiffness of GaN cantilevers mechanical quality-factor oscillators that • We have developed a design for can be used as inertial sensors of superior performance to the silicon MEMS devices • photonic crystal laser based on currently used in airbags, motion detectors and aerospace.







Gallium Nitride (GaN) is a wide bandgap This feasibility study demonstrated that we huge economic can etch GaN at a steep angle using a novel importance, and the subject of the Nobel single-step angled etch process with a Prize for Physics in 2014. It is the base Faraday cage. We created suspended GaN light emitting diodes in solid state lighting and refractive Index difference between GaN improvements in and air. Our process can be used to performance of field effect transistors at manufacture integrated photonics devices,

- an Faraday cage can change the angle
- flexible etched sidewalls from +15° to -45°.
- high frequency and high- can be manufactured in a single step.

  - this
  - process.

Relevance to manufacturing

Faraday cage assisted etching allows us to control the etch angle, creating new functionalities.

We have pursued a "single step" etch process to reduce machine usage time.

<sup>\*</sup> Cardiff University staff also funded by Ser Cymru I.

### Solo - GaN 600V - 1.2kV Power Trench MOSFET

Lead applicant: Prof Petar Igic, Swansea University

Partners: CSC, SPTS, NWF, IQE Hub Mentor: Phil Buckle

Summary

Gallium Nitride (GaN) vertical devices have the potential to enable new and highly efficient high voltage applications for a low carbon society such as electric vehicles. To date, a few research groups have reported on the successful fabrication of GaN vertical devices due to the considerable challenges associated with crystal growth, reliability and fabrication process. Exploiting a consortium made up of experts from the area of GaN material, simulation and fabrication, the goal of this team is to be amongst the first groups in Europe and the world to develop and push boundaries of what has been achieved in the field of GaN devices to date. Once quality benchmarked >600V critical processes are investigated and developed, i.e. p-epi on nepi GaN growth and gate trench etch and dielectric deposition, they will form a solid platform for follow on project investigating. The proven feasibility of conformal dielectric the process modification to enhance the device's blocking capabilities and explore the areas not-to-date investigated in great details such as floating and biased p-bodies in GaN trenched devices and their effect on threshold and output instabilities.

side-wall GaN etching required for vertical devices (Figures 1a and

We were also able to make advances in dielectric deposition, in the development of highly conformal Al<sub>2</sub>O<sub>3</sub> high-k gate dielectric deposition process required to coat sidewalls of vertical device (Figure 1b).

We performed testing of dielectrics fabrication of metal-insulator-metal capacitor test structures to investigate properties of high-k gate dielectrics. We demonstrated low leakage of high quality alumina layers (Figures 3 and 4).


In addition, we were able to demonstrate the feasibility of implementing trench etch and dielectric deposition modules for GaN vertical power devices.

### Relevance to Manufacturing:


deposition on vertical GaN sidewall is a critical step in the fabrication of vertical FET. We demonstrated highly controllable low leakage dielectric process with potential applications in a wide range of compound semiconductor projects.

### Outcomes/major findings

We developed a low damage, low roughness



Etched As-received




vertical 1 µm sidewall in (b) Sidewall coated with alumina dielectric layer GaN following etching. igure 1 (a) Near

igure 2. Atomic force

assurface showing reduction in oughness following etching. microscope (AFM) scan of received and etched GaN Scan size 2 µm (top) and 200nm (bottom)

conformality (thickness

showing high



structure array for testing of high-k Figure 3. Microscope image of fabricated MIM capacitor test

nigh-k dielectrics. Contacts are Figure 4. Microscope image of fabricated MIM capacitor test structure array for testing of

### Feasibility of Compound Semiconductor Non-volatile RAM Manufacture on Si Substrates

Lead applicant: Prof Manus Hayne, Lancaster University

Partners: University of Warwick, IQE, Lancaster Material Analysis

Hub Mentor: Dave Wallis

#### Summary

technology behind the silicon-based processor and memory chips at the heart of all computers and electronic devices emerged in the 1970s. The memory chips, dynamic random access memory (DRAM), are fast, but volatile, meaning that information is lost unless it is refreshed multiple times per second. Furthermore, when data is read from DRAM it is destroyed (destructive read), and needs to be reprogrammed, which is inconvenient.

ln this project we investigated the manufacturability of an innovative completely new type of memory, one which fully exploits the opportunities for quantum design and engineering of materials and devices available the that are in compound semiconductor family. These memories are expected to be as fast as DRAM, but are nonvolatile and with non-destructive read (NVRAM). Furthermore, despite this intrinsic robustness and electronic gadgets of the future using such memories would be fast, boot-free (instantly on or off) and consume significantly less power.

#### Outcomes/major findings

The focus of the study was the exploring the implementing compound semiconductors on silicon by creating a 'virtual substrate' that is suitable for the memory devices. Achieving this is challenging because of antimonide (GaSb) on gallium arsenide (GaAs) is gripping. These are exciting times.


on germanium (Ge) on silicon (Si). A few iterations of this process were performed, guided by structural characterisation. Finally, a test layer of a key compound semiconductor used in the memory devices (indium arsenide, InAs) was grown on top, and its electrical properties tested. The results from the study were very promising, clearly demonstrating the feasibility of growing InAs and other compound semiconductors on Si wafers by this method.

#### Relevance to manufacturing

and The development and commercialisation of a new memory technology is a gargantuan task. This is demonstrated by phase change memory, which was first explored in the 1960's, but has only very recently seen commercial success in the form of Intel's Optane. Lancaster's compound semiconductor memory has only been realised in single devices (bits) thus far. Manufacturing requires shrinking them to the the energy needed to write or erase the data is nanoscale, exponentially increasing the number substantially lower than for DRAM. Computers of bits on a chip, and implementation on industry-standard 300 mm Si wafers that are compatible with existing microelectronics chip production facilities.

> This feasibility study was the first step on the road to manufacturability. The Si on Ge was grown by project partner IQE using a low-cost, mass-production method. We expect that, once optimised, the growth of all the other materials can be readily transferred to the production line.

The scaling down of device size and the scaling the mismatch in crystalline lattices and the up of the number of bits, as well as further change from elemental (Si) to compound work on compound semiconductor growth, will semiconductor. To tackle it, we took an require very substantial investment. However, approach that combined different layers of the prospect of a compound semiconductor nonmaterials for the first time, growing gallium volatile RAM with such extraordinary properties



### Spin Injection into Dilute Magnetic Gallium Nitride Transistors

Lead applicant: Associate Prof Karol Kalna, Swansea University

Partners: Cardiff University, CSC Hub Mentor: Khaled Elgaid

Summary

Spin semiconductor transistors are well with a Mn concentration of 4.5% memory. As Intel, Google, IBM and other achieve for the prototype. computers, guantum importance.

for injecting contacts semiconductor transistors. We will use gallium manganese nitride (MnGaN), a dilute Relevance to manufacturing magnetic material with a low, 5% content of for spin injection.

### Outcomes/major findings

Gallium

A diffusion of manganese using thermal performance computation and memory. annealing at 850°C for 7h resulted in MnGaN

Manganese Nitrogen Carbon (a.u.) Al Kα (mono) 800 700 600 400 300 100 Binding Energy (eV) 2 0F-2 TLM 1 20µm spacing 1.5E-2 No Mn 1.0E-2 5.0F-3 € 0.0E+0 -5.0E-3 -1.0E-2 -1 5F-2 -2.0E-2 -0.6 -0.2 0.6 0.8


Voltage (V)

Oxygen

recognised as potential future solutions for measured using XPS, very close to the digital high-performance computation and desired concentration of 5% we aimed to

companies are making major investments to Samples were characterised using a variety potential of techniques including XPS, SEM/EDX, semiconductor spintronic transistors have magnetic AFM and TLM. Contacts using Mn become the object of strategic economic were formed onto low-resistance ohmic contacts to make the TLM structures. The In this feasibility study, we have developed resulting contacts are Schottky forward bias a doping methodology for gallium nitride current reduced by only 50% compared with (GaN) using manganese (Mn) to create spin- ohmic contacts which allows spin-injection wide-bandgap in AlGaN/GaN HEMTs.

manganese to build a prototype of a contact The outcomes of this feasibility study are essential in developing the technology strand of future wide-bandgap compound semiconductor spintronics technology for such as



50% reduction in forward oias current compared to characteristics ample with no to 1.5 O.mm, can still be doping of contact area. Contact resistance of sample with ohmic I-V ormed from

### New Characterisation Techniques for GaN RF Electronic Epitaxy

Lead applicant: Prof Martin Kuball, University of Bristol

Partners: Diamond Microwave Devices, IQE

Hub Mentor: Paul Tasker

electronic

Summary

(MMIC) or

feasibility

Outcomes/major findings

Compound Semiconductor gallium nitride A fast and simple route for feedback to devices used for epitaxial growers without complete device monolithic microwave integrated circuit fabrication was demonstrated using simple applications test structures. An example comparison was discrete power epitaxial undertaken of two different semi-insulating GaN buffers which dramatically impact their designs, with quite distinct trapping important behaviour observed both across the wafers terms of parameters such as short-channel effect, and between wafers. The results were used and current-collapse, as well as breakdown to qualitatively predict the impact of the and leakage. In collaboration with industry, epitaxy on final device RF efficiency and the Centre for Device Thermography and power density. Reliability (CDTR) at Bristol University The approach and results were presented at pioneered a new substrate ramp technique the Reliability of Compound Semiconductors

to characterise and optimise these GaN Workshop (ROCS 2019) in Minneapolis in buffers. Working with IQE PLC and the April.

### GaN-on-Si based epitaxy and scoped the Relevance to manufacturing

10

15

implementing this new approach in a Traditionally radio frequency (RF) epitaxy manufacturing context. The study used can only be qualified by full device "leaky dielectric" models of the epitaxial fabrication and test. The substrate ramp layers to understand trapping and leakage technique can provide feedback on material in the buffer. This is critically important for quality in a fraction shortening process development times, and vastly reducing the cost involved.

20

the establishment of an internationally dramatically competitive RF manufacturing process development within the CSC. epitaxial stack, a bidirectional voltage ramp is applied to the Si substrate and the channel conductivity is Al<sub>x</sub>Ga<sub>1-x</sub>N test a GaN-on-Si SRL Si

Future CS Hub, the study concentrated on

straightforwardly

of

Vormalized channel conductivity 1.0 0.9 8.0 0.7 0.6 15um 20um 0.5 0.4 0.3 0.2 Wafer A - Center Cap. coupling -450 -400 -350 -300 -250 -200 -150 -100 -50 Substrate voltage (V)

positive charging during the remaining charge after the substrate voltage returns to This is characteristic Example voltage zero.


test

turnaround

structures fabricated

<u>S</u>

charging conduction can be sensed using channel conductivity mechanisms and



# Key performance indicators

### Annual and long-term targets to measure success

The Future CS Hub has a number of targets The Key performance indicators for the formed of measurable research outputs Future CS Hub are detailed below. that are carefully designed to measure the success of the Hub in the context of the CS Later in this report we will highlight some research environment. Many of these key achievements in the last year for the targets are only possible to achieve in the Hub, including new partners and research long-term, while others can demonstrate funding. more immediate success for the Hub.

KPI	Success criteria
New industrial partners, based on exciting manufacturing challenges	5 per annum
New universities joining	5
Close collaborative links with other EPSRC Manufacturing Hubs and the EPSRC Centre for III-V Technology	Joint activities / events
Close collaborative links between the hub and major complementary overseas centres of excellence such as MIT, IMEC or NTU Singapore	2 over duration of Hub
Compound Semiconductor training centre activities to include:  a) university and industry funded doctoral level training, b) MSc courses c) on-job and/or apprenticeship training to support industry d) summer schools for postdocs and PhD students	Delivery of a number of training activities per annum
Research and industrial awards per year for associated activity	Average of £5.5M (100% FEC) per annum
Conference presentations per year	Average of 10 per annum
Publications per year	Average of 20 per annum
<ul> <li>Commercial impact activity to include:</li> <li>a) Number of IP disclosures/patents filed.</li> <li>b) Number of IP licences granted.</li> <li>c) Amount of VC funding generated, based on Hub technologies.</li> <li>d) New product roll-outs from partners, based upon Hub technologies.</li> <li>e) Sales value enabled by Hub technologies.</li> </ul>	This is a late/lagging indicator and can be used later in the project to monitor success.
Outreach activity to include training	Delivery of a number of outreach activities per annum
Career development of Hub staff	Demonstration of staff development via securing fellowships, career training, etc.

# The Year in Numbers

Based on our Key Performance Indicators, and some other important measures of success, we have generated some impressive numbers at the Future CS Hub.



**Publications** 

Conference presentations & abstracts





Collaborations &

partnerships Including 26 new industrial partners and 6 new academic collaborators.

### Further funding

Including new funding from Innovate UK and EPSRC, total £9,778,782





### Outreach & engagement

Including activities from conference participation (at the inaugural Engineering Wales Conference, Colnnovate Conference, Institute of Physics engagement event and Wales Week in London CS Cluster Showcase and several others), providing work experience, providing bespoke communications training to 18 Hub affiliates.



Training activity

12

### Awards & recognition

Consisting of **4** research prizes, and **7** invited conference presentations

Career development

# Outreach

### We have connected with high profile individuals at a number of events

Future CS Hub Director, Peter Smowton, and members of the team have been Our twitter feed has grown considerably involved in some high profile outreach this year. In addition, Future CS Hub staff have attended several events, and an ongoing outreach plan is under development with Science Made Simple.

to work closely with Science Made Simple advertise who are assisting us with a bespoke program of engagement and outreach, as well as training for Future CS Hub and Over the next year, we plan to further focused on the development of engagement Future CS Hub Facebook page. champions, and research demonstrators for use at public events.

Our Future CS Hub website continues to evolve with our flexible program of work: http:/compoundsemiconductorhub.org/

this year to over 150 followers: @FutureCSHub

Our social media is being used regularly by our colleagues, for example, at the Institute for Compound Semiconductors The Future CS Hub is committed to (ICS), Ser Cymru Research Group and the outreach, and we are very lucky to be able GaN Centre (University of Sheffield) to opportunities conferences, PhD studentships and Posts.

associated staff. Training this year has develop our social media to include a

Training forms part of our delivery program for outreach. We were able to provide Effective Networking training for members of the Future CS Hub team via provider Will Kintish.

### ICS clean room official opening: Increasing capability at Cardiff University

After significant investment from the EPSRC (Future CS Hub underpinning equipment award), Welsh Government and Cardiff University, the Institute for Compound Semiconductors underwent improvement, enhancing previous capabilities.

The ICS welcomed local business leaders to an event, opening the new facility and showcasing the solutions available for companies. The ICS is closely interlinked with the Future CS Hub in terms of facilities and collaboration.

Members of the Future CS Hub team attended the event as a networking opportunity, while Hub Director Peter

Smowton led proceedings.

Economy Secretary Ken **Skates** commented: "The ICS Clean Room is an outstanding example of a leading edge facility being developed with Welsh Government support. The project helps to bridge the gap between research and commercial solutions, taking ideas from the lab bench into our boardrooms and on to the shop floors of companies across Wales, so that the economic benefits are felt in communities across Wales. It is encouraging exactly the kind of cutting edge innovation and technology that Wales needs in order to compete globally and thrive."

### **UK Universities Minister visits ICS**

The UK Universities and Science Minister, Chris Skidmore visited the facilities available at Cardiff University for compound semiconductor manufacturing research.

The Minister was introduced to recent improvements in the ICS facilities, as well as the complementary research of the Future CS Hub which is essential for developing the underpinning technologies for so many emerging megatrends

### Other high profile visitors

Smowton.

Chongqing Municipal Government (south first CS Cluster. western China) and the High Commissioner

The Future CS Hub was represented at for India. Visitors were introduced to the other high profile visits by Director Peter Future CS Hub, ICS and the CS Catapult (by Andy Sellars), as well as the unique environment in South Wales which has These included a visit by a delegation from allowed the successful development of the



capability of the ICS clean room made possible in part by the Future CS Hub underpinning equipment award from Peter Smowton, Future CS Hub Director outlines the enhanced

Institute for Compound Semiconductors Sefydliad ar gyfer Lled-ddargludyddion Cyfansawdd

Future CS Hub staff and

networking at the ICS ocal business leaders

official opening event

University; Chris Skidmore, UK Minister for Smowton, ICS and Future CS Hub director, President and Vice-Chancellor, Cardiff From left to right, Prof Colin Riordan, Science and Universities; Prof Peter Cardiff University

#### Wales Week in London

a key partner presented "CS Connected - Alastair McGibbon (CS Catapult), Chris Building the world's first compound Medows (IQE plc) and Sam Evans (Newport semiconductor cluster" at an open event Wafer Fab). held on March 7th at Mary Ward House, London.

laypeople.

The event included talks from Dr Phil Buckle (Future CS Hub and ICS), Dr Drew

Wales Festival of Innovation, with ESTnet as Nelson (IQE plc), Dr Wyn Meredith (CSC),


event was followed The up As part of CS Connected, the Future CS Hub reciprocal visit to Newport Wafer Fab was introduced to a varied audience of where selected attendees (around 60) from (around 80) academics, industrialists and industry and academia were invited to hear more detail about the CS Cluster, and tour the facilities at Newport Wafer Fab.



Phil Buckle, Work Package 2 lead representing the Future CS Hub at the reciprocal Wales Week in London event held at Newport Wafer Fab.

Representatives from each of the members of CS Connected before delivering their presentations to a mixed audience of academics and industrialists at Newport Wafer Fab







## Research output: Publications

#### Peer reviewed publications are a key indicator of our research success

Publications are a vital measure of success This year we are able to report the include 25 new publications for the CS Hub. and University College London).

for the CS Hub, and we aim to develop as publication of several new key research much high quality, unique and useful findings from all 4 original CS Hub academic research as possible in the CS field. In last partners (Cardiff University, the University year's annual report, we were able to of Manchester, the University of Sheffield

CMOS-compatible multi-band plasmonic TE-pass polarizer. Abadia N, Ghulam Saber MD, Bello F et al. Optics Express. 2018:26(23);30292-30304

Physical modelling and experimental characterisation of InAlAs/InGaAs avalanche photodiode for 10 Gb/s data rates and higher. Abdulwahid OS, Sexton J, Kostakis I et al. IET Optoelectronics. 2018:12(1);5-10

Controllable Uniform Green Light Emitters Enabled by Circular HEMT-LED Devices. Cai Y, Gong Y, Bai J et al. IEEE Photonics Journal. 2018:10(5)

Strain Analysis of GaN HEMTs on (111) Silicon with Two Transitional AlxGa1-xN Layers. Cai Y, Zhu C, Jiu L et al. 2018:11(10);1968

Buffer induced current-collapse in GaN HEMTs on Highly Resistive Si Substrates. Chandrasekar H, Uren MJ, Eblabla A et al. IEEE Electron Device Letters. 2018:39(10);1556-1559

Demonstration of InAs/InGaAs/GaAs Quantum Dots-in-a-Well Mid-Wave Infrared Photodetectors Grown on Silicon Substrate. Chen W, Deng Z, Guo D et al. Journal of Lightwave Technology. 2018:36;2572

Material and device characterization of Type-II InAs/GaSb superlattice infrared detectors. Delmas M, Debnath MC, Liang B & Huffaker D. Infrared Physics & Technology. 2018;94;286-290

Gain switching of monolithic 1.3 um InAs/GaAs quantum dot lasers on silicon. Hantschmann C, Vasil'ev PP, Chen S et al. Journal of Lightwave Technology. 2018:36(18);3837

O-band InAs/GaAs quantum dot laser monolithically integrated on exact (001) Si substrate. Li K, Liu Z, Tang M et al. Crystal Growth 2019. In Press. DOI: 10.1016/J.CRYSGRO.2019.01.016

Effect of rapid thermal annealing on threading dislocation density in III-V epilayers monolithically grown on Silicon. Li W, Chen S, Tang M et al. Journal of Applied Physics. 2018:123;215303

Low-noise 1.3 µm InAs/GaAs quantum dot laser monolithically grown on silicon. Liao M, Chen S, Liu Z et al. Photonics Research. 2018:6;1062-1066

III-V quantum-dot lasers monolithically grown on silicon. Liao M, Chen S, Park J et al. Semicond. Sci. Technol. 2018:33;123002

Electrically-Pumped Continuous-Wave Quantum-Dot Distributed Feedback Laser Array on Silicon. Wang Y, Chen S, Yu Y et al. Optica. 2018:5(5);528-533

Monolithic quantum-dot distributed feedback laser array on silicon. Wang Y, Chen S, Yu Y, et al. Optica. 2018:5;528-533

## Research output: Conference presentations

# Conference presentations and abstracts delivered by the Future CS Hub

Our researchers have been extremely and keynote speeches. We are confident proactive in delivering high quality, peer that in the following years, these reviewed research. A great deal of this has conference outputs will translate into full been reported in conference publications, publications wherever possible.

Increasing maximum gain in InAs quantum dot lasers on GaAs and Si. Shutts S, Spinnler C, Li Z *et al*. IEEE Photonics Conference (IPC), , Reston, Virginia, USA. 30<sup>th</sup> September - 4<sup>th</sup> October 2018. DOI: 10.1109/IPCon.2018.8527302

<u>Growth of type-II InAs/GaSb superlattice.</u> Delmas M, Rawal Y, Liang B & Huffaker D. SIOE Conference, Cardiff, Wales. 27<sup>th</sup> March, 2018

Material and device characterization of Type-II InAs/GaSb superlattice infrared detectors. Delmas M, Debnath MC, Liang B & Huffaker D. Quantum Structure Infrared Photodetectors Conference, Sweden. 17-21th June , 2018. DOI: 10.1016/j.infrared.2018.09.012

InGaAs-InP HBT-PIN Based Optoelectronic Integrated Circuit for over 10Gb/s Optical Systems. Muttlak SG, Sexton J & Missous M. SIOE Conference, Cardiff, Wales. 27<sup>th</sup> March 2018.

III-V quantum dot lasers epitaxially grown on Si. Chen S, Tang M, Wu J, Liao M, Seeds A & Liu H. Lasers and Electro-Optics/Pacific Rim. 31st July-4th August 2017.

Monolithic Integration of III-V Quantum Dot Lasers on Silicon for Silicon Photonics. Liu H. Asia Communications and Photonics Conference, Guangzhou, China. 10<sup>th</sup>\_13<sup>th</sup> November 2017. DOI: 10.1364/ACPC.2017.Su1K.4

III-V quantum dot materials and lasers monolithically grown on silicon platform. Lui H. 5th International School and Conference "Saint Petersburg OPEN 2018", St Petersburg, Russia. 2<sup>nd</sup>-8<sup>th</sup> April 2018.

Electrically Pumped Continuous-Wave Quantum dot distributed-Feedback Laser array Grown on silicon. Wang Y.I, Yat-sen, Chen S, Yu Y, Zhou L, Liu L, Yang C, Yat-sen S, Liao M, Tang M, Wu J, Seeds A.J & Liu H. 2<sup>nd</sup> International Semiconductor Laser Conference, Santa Fe, New Mexico, USA. 16<sup>th</sup> - 19<sup>th</sup> September 2018.

Monolithic integration of lasers on silicon. Lui H. SPIE Photonics Europe 2018, Strasbourg, France 22<sup>nd</sup>- 26<sup>th</sup> April 2018.

Monolithic Integration of 1.3  $\mu$ m III-V Quantum-Dot Lasers on Si for Si Photonics. Liao M, Tang M, Chen S, Seeds A, & Liu H. CLEO 2018, San Jose, California, USA. 15<sup>th</sup> - 17<sup>th</sup> May 2018. DOI: /10.1364/CLEO\_SI.2018.SW4I.1

High-performance III-V quantum-dot lasers directly grown on silicon. Lui H. CIOP 2018, Beijing, China, 8 -11 July 2018.

O-band InAs Quantum Dot Light Sources Monolithically Grown on Si. Pan S, Liao M, Liu Z, Lu Y, Cao V, Tang M, Park J, Wu J, Chen S, Seeds A & Liu H. CLEO Pacific Rim 2018, Hongkong, China, 29<sup>th</sup> July - 3<sup>rd</sup> August 2018. DOI: 10.1364/CLEOPR.2018.W1F.2

<u>Silicon-based III-V Quantum Dot Materials and Devices</u>. Lui H. CLEO Pacific Rim 2018, Hongkong, China, 29th July - 3rd Aug 2018.DOI: 10.1364/CLEOPR.2018.Th1J.2

Physical Modelling of InGaAs-InAlAs APD and PIN Photodetectors for > 25Gb/s Data Rate Applications. Abdulwahid O.S, Muttlak S, Sexton J, Kostakis I, Ian K.W & Missous M. SIOE 2018, Cardiff, Wales. 27<sup>th</sup> - 29<sup>th</sup> March 2018. DOI: 10.1049/iet-opt.2018.5030

A comprehensive set of simulation tools to model and design high performance Type-II InAs/GaSb superlattice infrared detectors. Delmas M, Liang B and Huffaker H. SPIE Photonic West 2019 (OPTO), San Francisco, USA. 2<sup>nd</sup> - 7<sup>th</sup> February 2019. DOI: 10.1117/12.2509480

Modelling and Characterization of Zero-Bias Asymmetrical Spacer Layer Tunnel (ASPAT) Diode Detectors. Abdulwahid O.S, Muttlak S.G, Sexton J, Kelly M.J & Missous M. UK Semiconductors Annual Conference, Sheffield, UK. 4<sup>th</sup> - 5<sup>th</sup> July 2018.

Physical Modelling, Empirical Modelling and Experimental Validation of Quantum Based Tunnel Diode RF Characteristic for THz Communications. Ariffin K.N.Z, Muttlak S.G, Abdulwahid O.S, Sexton J & Missous M. UK Semiconductors Annual Conference, Sheffield, UK. 4<sup>th</sup> - 5<sup>th</sup> July 2018.

A Superheterodyne Mixing Technique for Nano-Tesla Magnetometery using Quantum Well Hall Effect (QWHE) Sensors. Watson J.M, Liang C.W, Sexton J & Missous M. UK Semiconductors Annual Conference, Sheffield, UK. 4<sup>th</sup> - 5<sup>th</sup> July 2018.

 $\frac{\text{Application of Quantum Well Hall Effect Devices in Detecting Changes in Microstructure of Duplex Stainless Steel}{\text{Microstructure of Duplex Stainless Steel}}. \text{ Biruu F.A & Missous M. UK Semiconductors Annual Conference, Sheffield, UK. 4$^{th}$ - 5$^{th}$ July 2018.}$ 

A low cost InGaAs-InP HBT-PIN Based Optoelectronic Integrated Circuit for up to 20Gb/s Optical Communication Systems. Muttlak S.G, Sexton J & Missous M. UK Semiconductors Annual Conference, Sheffield, UK. 4<sup>th</sup> - 5<sup>th</sup> July 2018. DOI: 10.1049/iet-opt.2018.5032

<u>Simulation of Avalanche Photo-Diodes (APDs) Integrated with Distributed Bragg Reflectors (DBRs) for Telecom and datacom applications.</u> Hadfield A & Missous M UK Semiconductors Annual Conference, Sheffield, UK. 4<sup>th</sup> - 5<sup>th</sup> July 2018.

1.3 μm InAs Quantum Dot Lasers Monolithically Grown on On-axis (001) Si Substrates. Liu Z, Tang M, Chen S, Liao M, Wu J, Martin M, Baron T, Seeds A & Liu H. UK Semiconductors Annual Conference, Sheffield, UK. 4<sup>th</sup> - 5<sup>th</sup> July 2018.

<u>Doping-Induced Growth of Pure Zinc-Blende GaAs(P) Core-Shell Nanowires with Highly-Regular Morphology</u>. Zhang Y, Fonseka H.A, Sun Z, Ramsteiner M, Aagesen M, Gott J, Sanchez A.M, Lauhon LJ & Liu H. UK Semiconductors Annual Conference, Sheffield, UK. 4<sup>th</sup> - 5<sup>th</sup> July 2018.

Combination of III-V and IV Semiconductor Materials in Nanoscale via High-Quality Ge Shell Epitaxy on GaAs Nanowires. Zeng H, Yu X, Fonseka H.A, Gott J.A, Tang M, Zhang Y, Sanchez A.M & Liu H. UK Semiconductors Annual Conference, Sheffield, UK. 4<sup>th</sup> - 5<sup>th</sup> July 2018.

Thin Ge buffers for Integration of III-V Semiconductors on Silicon Substrates. Jurczak P, Yang J, Cui F, Billiald L, Beanland R, Sanchez A.M & Liu H. UK Semiconductors Annual Conference, Sheffield, UK. 4<sup>th</sup> - 5<sup>th</sup> July 2018.

InAs Quantum Dots Grown on GaAs Substrate with InAlAs Metamorphic Buffer Emitting at  $1.5\mu m$ . Li K, Tang M, Chen X, Wu J & Liu H. UK Semiconductors Annual Conference, Sheffield, UK.  $4^{th}$  -  $5^{th}$  July 2018.

Band-gap Tunable Self-Catalyzed AlGaAs Nanowires Growth on Si Substrate via Molecular Beam Epitaxy. Yu X, Zeng H, Fonseka HA, Gott JA, Sanchez AM, Liu H. UK Semiconductors Annual Conference, Sheffield, UK. 4<sup>th</sup> - 5<sup>th</sup> July 2018.

High Detectivity and Transparent Photodetectors Enabled by Novel Few-Layer MoS2/Glassy-Graphene Heterostructures. Xu H, Han X, Dai X, Liu W, Wu J, Zhu J, Kim D, Zou G, Sablon KA, Sergeev A, Guo Z & Liu H. UK Semiconductors Annual Conference, Sheffield, UK. 4<sup>th</sup> - 5<sup>th</sup> July 2018.

<u>Barrier Width Effects in InAsP/AlGaInP Quantum Dot Lasers</u>. Allford C.P, Gillgrass S.J, Al-Ghamdi M.S, Krysa A.B, Shutts S, Smowton P.M. UK Semiconductors Annual Conference, Sheffield, UK. 4<sup>th</sup> - 5<sup>th</sup> July 2018.

Institute for Compound Semiconductors. Smowton PM. UK Semiconductors Annual Conference, Sheffield, UK.  $4^{th}$  -  $5^{th}$  July 2018.

Modelling, Fabrication and Characterization of Single-Mode GaAs-based 1x2 MMI splitter. Albiladi T, Beggs D, Le Boulbar E, Li Z, Shutts S, Smowton PM. UK Semiconductors Annual Conference, Sheffield, UK. 4<sup>th</sup> - 5<sup>th</sup> July 2018.

Degradation studies of InAs / GaAs QD lasers grown on Si Monolithic Integration of 1.3  $\mu$ m III-V Quantum-Dot Lasers on Si for Si Photonics. CLEO Pacific Rim 2018, Hongkong, China. 29<sup>th</sup> July - 3<sup>rd</sup> August 2018. DOI: 10.1109/ISLC.2018.8516178.

III-V Quantum Dot Lasers Monolithically Grown on Silicon Platform. Lui H. 20<sup>th</sup> International Conference on Molecular Beam Epitaxy. Shanghai, China. 2<sup>nd</sup>- 7<sup>th</sup> September 2018. Abstract for SPIE Photonics West 2019 has been accepted for an oral presentation on 3rd Feb 2019, San Francisco

GaN-on-Silicon Microcantilevers for Sensing Applications. Qamar.A, Pugh J. R., Vicary J, Scarpa F, Wang T, Dinh T, Phan H-P, Dao D.V, Balram K & Cryan M.J. UK nitride consortium meetings, Manchester, UK. 10<sup>th</sup> - 11<sup>th</sup> January 2018.

Monolithic multiple colour emission from InGaN/GaN MQWs grown on patterned non-polar (11-20) GaN. Gong Y, Jiu L, Flecher P, Bai J & Wang T. UK nitride consortium meetings, Manchester, UK. 10-11<sup>th</sup> January 2018.

<u>A highly efficient photoelectrode using micro-striped GaN on Si</u>. Syed Z. A, Hou Y, Yu X, Shen S, Athanasiou M, Bai J and Wang T. UK nitride consortium meetings, Manchester, UK. 10-11<sup>th</sup> January 2018.

Study of a strain evolution during an overgrowth process of (11-20) non-polar GaN on patterned templates on sapphire. Jiu L, Gong Y & Wang T. UK nitride consortium meetings, Manchester, UK. 10-11<sup>th</sup> January 2018.

### Research Highlight: CS Manufacturing (WP7)

#### 3D Physical Magnetic Modelling and Device Simulations

design process. Simulation can also provide simulation. important technical parameters optimising the structures in order to Our fabricate efficient devices. With the manufacturing advanced capabilities of material synthesis facilities are well supported evolving (FEA) can predict the performances of unexplored research opportunities. devices fabricated from such advanced materials. This in turns help to construct prototype. Thus, simulations are cost

Simulations play important roles in the effective and can provide insight into compound semiconductor manufacturing device operation and analysis of the process. Simulation contribute towards the underlying theoretical concepts. Data understanding of the physical effects which are difficult to obtain from actual governing the compound semiconductor experiments can also be predicted using

compound semiconductor and device fabricating state-of-the-art compound semiconductor dedicated team of simulation experts. 3D with new Physical Modelling and 3D Finite Element functionalities and are becoming more and Analysis (FEA) based simulation tools which more complicated in both their structures include the software package SILVACO to their behaviours. The ultimate perform 3D Physical Simulation, and CST performance of devices fabricated from Studio Suite/ COMSOL Multiphysics for FEA such materials relies on multiple variables, based 3D device simulations are used to and a full understanding of their behaviour perform these simulations. The team not can be obtained through simulations using only provides support to the on going appropriate physical models. 3D device research, but also perform exploratory simulations using Finite Element Analysis works in order to seek out new and



### Research Highlight: MBE & Characterisation

#### Growth of III-V Compounds for electronic, optoelectronic and optical devices

the last decades, demands sophisticated device structures microwave industries. These demands are fibre to the home and datacentres. being met by increasingly complex thinner epitaxial structures grown from materials using sophisticated techniques.

of modern epi-structures is Molecular Beam semiconductor manufacturing. Epitaxy (MBE). In this technique, thermal The optical and electrical properties of the and/or molecular beams generated in an ultra-high vacuum substrate allows the epitaxial growth of high University of Manchester including: quality and high purity semiconductor crystal. The slow growth rate and the use of in-situ growth monitoring technique such Reflection High Energy Electron Diffraction provides the ability to control material ✓ Rapid thickness and doping profile on an atomic scale.

At the University of Manchester, two epitaxy tools are available which are the V90H and ✓ CV analyser and Mercury Probe Setup V100HU dedicated to the growth of III-As and III-P compounds. The V100HU system is capable of handling 5x3" and 4x4" wafer platens. The research within the framework **EPSRC** in Future Compound Semiconductors Manufacturing Hub. concentrated on the large manufacturability of novel, highly integrated 2D magnetic Quantum Well Hall Effect sensors for Non-Destructive Testing and Ultra high

for frequency RF circuits have applications such as 5G wireless mobile increased markedly as a result of the rapid communications, as well as ultra-high speed growth of electronic, optoelectronic and optical devices for the upcoming 10G and 25G

new The epitaxial growth of complex III-V multilayers needs feedback to asses the integrity and consistency of the epitaxy to One of the successful techniques used in the improve the layers electrical and optical CS Hub to fulfil the complexity requirement quality. This is a key point in compound

are epitaxial layers are evaluated routinely. Different characterization techniques are environment and their reaction with a heated available in the EEE department of the

- ✓ High Resolution X-ray Diffractometer (Bede QC200 system). Bede RADS software is used for analysis
  - Photoluminescence (RPM2000) at room temperature.
  - ✓ Hall Effect setup for the determination of mobility and carrier concentration
- ✓ Electrochemical CV profiling




RPM2000 PL system











Bede QC200 XRD system



The University of Manchester

## Research Highlight: Non-Destructive Testing

#### CS Manufacturing for industrial non-destructive testing applications

Fabrication of 2DEG Ouantum Well Hall fabrication for industrial problems.


specific industrial Effect sensor based devices to solve applications such surface-breaking flaws in welds.


Recent developments Destructive Testing (NDT) community have and subsequent microstructure analysis. funded the development of ultra-sensitive (nano Tesla range), ultra-low frequency (DC With continued support, the application of versatility, inherently ultra high sensitivity detected the ability to integrate them into linear mechanical stress detection and analysis. sensor arrays with micron scale pitch.


in 2DEG-based Successful development of QWHE sensor Quantum Well Hall Effect (QWHE) sensors linear arrays with a fine pitch has been have generated interest and potential achieved, with potential applications applications in a wide range of industries. including detecting surface-breaking flaws In particular, the CS-HUB and the UK Non- 10  $\mu$ m in gape, magnetic domain imaging

- 1 kHz) magnetometry and magnetovision 2DEG QWHE sensors to solve industrial systems. These interests arise mainly from problems can be more extensively the compound semiconductor sensors' achieved, including using the behaviour of 3D magnetic of the 2DEG Hall sensors, the large reconstruction/profiles of surface-breaking bandwidth and high linearity coupled with defects for asset monitoring, pre-failure

To date, these 2DEG Hall sensors have been used to explore the characterisation of materials based on their frequencydependent magnetic properties, as well as detect surface-breaking discontinuities in manufactured components, including carbon steel welds. With the potential to sophisticated design more on-chip instrumentation amplifiers, superheterodyne current sources, filters and other circuitry, these 2DEG devices are leading the way in terms of bespoke











## Research Highlight: Cleanroom Fabrication

### Cleanroom fabrication for CS manufacturing

The fabrication of electronic, optoelectronic wafer state-of-the-art devices. The and optical devices.


continuously evaluated and compared from DC-IV Semiconductor Parameter analysers. run to run.

Large scale CS wafer fabrication commences multiple and development trials. These are essential Terahertz and minimise overall cost per device and magnetic sensors. maximise returns. Manchester School of Electrical Engineering production cleanrooms, process tools and equipment that enable the production of process full-wafer process (2, 3 and 4" wafer size).

tools to facilitate the production of full-

laboratory is equipped with advanced i-line tools that are capable of processing small Fabrication quality control is an essential square tiles for research and development element in manufacturing: in the production applications of full four inch wafers for of any state-of-the-art CS device multiple manufacturing. Each process is uniquely individual tailored steps are necessary that defined and may require the use of one or can involve years of development. Each more of these tools which have different process requires two key ingredients to operating costs. These include Laurell ensure a consistent fabrication. Firstly, the spinners, Karl Suss MA4 mask aligner, Oxford laboratory conditions where the devices are Instruments Reactive Ion Etcher, Kurt J are strictly monitored, and Lesker PVD-75, Edwards (HHV) Auto 306 secondly, the functionality of the devices are evaporators and multiple Agilent (Keysight)

To date these laboratories have produced high-speed devices including only after successful small scale Research heterojunction bipolar transistors (HBT), capable devices (Resonant to eliminate any fabrication related problems Tunnelling Diodes), optical devices and The scaling up from The University of Research and Development to full-wafer has been successfully and electronics has dedicated class 1000 demonstrated for the magnetic sensors test programme. The high yielding four-inch developed provided multiple state-of-the-art processes. These elements for use in the magnetic camera laboratories have been operating for over designed at the University of Manchester. two decades and are have enabled many Arrays of elements have now also been Research and Development programs into designed and fabricated which will provide the means to detect domain wall motion at room temperature. If successful, scaling this The CS Hub is underpinning the operation and R&D programme to full-wafer manufacturing maintenance of these cleanrooms and testing will follow the same process route as the discrete magnetic sensors





# New award highlight: CSM CDT

### Essential training in compound semiconductor manufacturing to be delivered by Future CS Hub academic partnership

for organisations as well as other areas.

academic a number of existing and new industry possible. partners, were successful in applying for a Compound graduate students into year one of the CSM compound CDT will happen in October 2019.

and importantly, a knowledge of the the facilities and services available locally. ecosystem of the entire supply chain in readiness levels.

Evidence suggests there is a critical skills shortage in this rapidly growing technology sector. The CSM CDT complement a wider training portfolio being https://www.cardiff.ac.uk/study/postgradua implemented by the CS Cluster including te/research/programmes/programme/epsrcapprenticeships and continued professional cdt-in-compound-semiconductordevelopment activities designed to train and manufacturing upskill the CS workforce.


In March 2018, EPSRC announced a new receive training via the CSM CDT programme. funding call for centres for doctoral training Each student will be co-located with an (CDT) to support students in undertaking a 4- academic and industry collaborator. Our year PhD, training the next generation of UK current industry supporters number 24, and industry and research they have pledged a significant (>£3m) contribution to the CDT. We will continue to new relationships build with collaborators throughout the project to ensure that our involved in the Future CS Hub, together with students receive the best opportunities

Semiconductor Students will be ideally placed to take Manufacturing (CSM). The first intake of post- advantage of recent major investment in semiconductor manufacturing including EPSRC's the equipment award for the Future CS Hub, as The CSM CDT will supply the UK with well as significant investment made by the scientists and engineers with relevant skills, Welsh Government and Cardiff University in

compound semiconductor manufacturing. This Taking advantage of the additional benefits of will be possible via unique access to the South the CDT approach, students will benefit from Wales CS Cluster which spans all technology a bespoke training plan, including organised training in transferrable skills such as project management and science communication.

> high For more information visit the CSM CDT will webpage:

Or to make enquiries e-mail: A minimum cohort of 64 PhD students will semiconductors-cdt@cardiff.ac.uk



the Institute for Compound Semiconductors (ICS) clean room, Cardiff University. The ellipsometer is part of the critical capital investment made by EPSRC in the facilities available for compound semiconductor manufacturing research at Cardiff University. Dr Shabbir is one of a team of ICS Engineers who provide a Future CS to ICS users.







The University Of Sheffield.



# New award highlight: Kairos

#### Laser manufacturability for miniature atomic clock applications

VCSEL) while manufacturability for miniature atomic clock applications.

UK / EPSRC co-funded project, MacV: Miniaturised atomic clocks using VCSEL Essential components of the project for pump sources, which focused on developing Cardiff University will include: the technology involved for develop improved performance via the new Innovate • UK funded Kairos project.

The new project brings together 9 industrial and academic partners from across the UK, with a strong track record in strategically relevant high technology fields.

precise measurement of time fundamental to the effective functioning of the services we take for granted in modern society. The Kairos project will develop a pre-production prototype of a miniature atomic clock for precise timing in a variety of essential services such as reliable energy supply, safe transport links, mobile communications, data networks electronic financial transactions. Today, these services rely on GNSS for a timing signal which is easily disrupted either accidentally or maliciously. In prolonged GNSS unavailability these services stop functioning. The reliance on GNSS for precision timing, the consequent vulnerability of our essential services and the £5.2bn impact on the UK economy was made clear in a report from the London Economics in June 2017. That message is becoming widely understood and is creating a demand for timing solutions that are not GNSS dependent. The next generation miniature atomic clock arising from this project fills this need and will find widespread application in precision timing for mobile base stations, network servers for financial services, data centres, national power distribution networks and air traffic

Named after the Greek god of time, the control systems. Further applications arise Kairos project aims to support the improved in areas where an independent timing performance, including noise reduction, of reference is needed on a mobile platform the laser (vertical-cavity surface-emitting and especially where no GNSS signal is maintaining available. A high performance compact clock would enable a range of useful capabilities. This project will address civil military applications Following on from the successful Innovate technical and economic success for the UK.

- VCSEL specifications, we will continue to Developing a well characterised stable and specific oxidation process
  - Optimising VCSEL designs via modelling
  - Characterising the VCSEL on-wafer to develop the design.

Expertise and equipment from the Future CS Hub will be essential for characterisation work on the Kairos project.

#### Kairos Partners

CSC **Cardiff University** ICS ltd **University of York** Teledvne e2v **National Physical** Laboratory Leonardo Optocap Ltd

Altran

### Innovate UK

Automatic probe station used to map the high frequency small-signal properties of devices on wafers up to 200 mm in diameter. The station can be configured to measure a variety of electronic and photonic devices, GHz and 67 GHz respectively mm in di measure a up to 130 (



## Contributors and staff

#### Work package leads and investigators

<u>Prof Peter Smowton</u> is Hub Director and Work Package 3 (Fast Fabrication) Lead, and Head of School at the School of Physics and Astronomy, Cardiff University

<u>Prof Paul Tasker</u> BSc, PhD, FIET, FIEEE FLSW is Grand Challenge 1 (The Connected Nation) Lead, School of Engineering, Cardiff University

<u>Prof Diana Huffaker</u> FIEEE, FOSA is Grand Challenge 2 (Sensors) Lead, Sêr Cymru Chair in Advanced Engineering and Materials, Science Director of the Institute of Compound Semiconductors at the School of Physics and Astronomy, Cardiff University

<u>Prof David Wallis</u> is Platform Work Package 1 (Epitaxy) Lead and Professor of Compound Semiconductors at the School of Engineering, Cardiff University

<u>Dr Phil Buckle</u> is Platform Work Package 2 (Fabrication) Lead and Reader at the School of Physics and Astronomy, Cardiff University

<u>Prof Huiyun Liu</u> PhD is Work Package 4 Lead (Optoelectronic devices for data comms) and Professor of Semiconductor Photonics at the Department of

Electronic and Electrical Engineering, University College London

<u>Prof Khaled Elgaid</u> FIET, SIEEE is Work Package 5 Lead (RF Devices and MMICs) at the School of Engineering, Cardiff University

<u>Prof Tao Wang</u> BSc, MSc, PhD is Work Package 6 Lead (LEDs and RF diodes) and Professor of Advanced Optoelectronics at the Department of Electronic and Electrical Engineering, University of Sheffield

<u>Prof Alwyn Seeds PhD</u>, DSc (Eng), FREng, FIEE, and Professor of Opto-Electronics at the Department of Electronic and Electrical Engineering, UCL

<u>Prof Mo Missous</u>, FREng is Work Package 7 Lead at the School of Electrical and Electronic Engineering, the University of Manchester

<u>Dr Marie Delmas</u>, PhD is Work Package 8 Lead and Marie Slodowska-Curie Fellow at the School of Physics and Astronomy, Cardiff University

<u>Dr Nicolas Abadia</u> is Work Package 9 Lead and Lecturer at the School of Physics and Astronomy, Cardiff University

<u>Dr Max Migliorato</u> is Senior Lecturer at the School of Electrical and Electronic Engineering, the University of Manchester

<u>Prof Sir Michael Pepper</u>, FREng, FRS is Pender Professor of Nanoelectronics at the Department of Electronic and Electrical Engineering, University College London

<u>Dr Jiang Wu</u> PhD is Lecturer at the Department of Electronic and Electrical Engineering, University College London



<u>Dr Jon Willmot</u>, PhD, MPhys is Lecturer at the Department of Electronic and Electrical Engineering, the University of Sheffield

<u>Dr Rick Smith</u>, PhD (EEE), BSc (hons) (Physics) is Lecturer at the Department of Electronic and Electrical Engineering, the University of Sheffield

<u>Dr Qiang Li</u> is Lecturer at the School of Physics and Astronomy, Cardiff University

#### Key associated and research staff

Dr Lewis Kastein Dr Emmanuel le Boulbar Dr Zhibo Li Dr Chen Wei Liang Clive Meaton Dr Wyn Meredith Dr Sudha Mokkapati Dr Chris North Dr Roberto Quaglia Wendy Sadler MBE

#### PhD students

Lydia Jarvis
Nicolas Poyiatzis
Ying Lu
Saad Muttlaak
Omar Abdulwahid
Tahani Albiladi
Ben Maglio
Curtis Hentschel
Fwoziah Albeladi
Dominic Kwan

Dr Majid Salhi Dr Saleem Shabbir Dr James Sexton Dr Angela Sobiersierski

